UTokyo Repository 東京大学

UTokyo Repository >
115 理学系研究科・理学部 >
02 物理学専攻 >
1150210 学術雑誌論文 >

このページ(論文)をリンクする場合は次のURLを使用してください: http://hdl.handle.net/2261/15490

タイトル: Hardware-Based TCP Processor for Gigabit Ethernet
著者: Uchida, Tomohisa
キーワード: Ethernet
発行日: 2008年6月
出版者: IEEE
掲載誌情報: IEEE Transactions on Nuclear Science. vol. 55, no. 3, 2008.6, pp. 1631-1637
抄録: Transmission Control Protocol (TCP) and Ethernet have been widely used in readout systems. These protocols are defacto standards and have been implemented on standard operating systems. However, some small devices, e.g., front-end devices and detectors, are not capable of employing these protocols because of hardware size limitations. This paper describes a TCP processor for Gigabit Ethernet with a circuit size suitable for implementing on a single field programmable gate array. The only peripheral device required is a single Ethernet physical layer device. The hardware was implemented and its TCP throughput was measured. The throughputs in both directions simultaneously were at the upper limits of Gigabit Ethernet. A mechanism for slow control over User Datagram Protocol (UDP) is also provided. The processor described here allows adoption of TCP/Ethernet in small devices that have hardware size limitations.
URI: http://hdl.handle.net/2261/15490
ISSN: 00189499
出現カテゴリ:1150210 学術雑誌論文
015 技術・工学


ファイル 記述 サイズフォーマット
uchida_tns55.pdf645.83 kBAdobe PDF見る/開く



Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - ご意見をお寄せください