



電子 487

# Study on Noise Immunity of Low-Power Static CMOS Digital Design

(低電力スタティック CMOS デジタル設計における  
ノイズ耐性に関する研究)

*A Dissertation*  
*Submitted to the Department of*  
*Electronic Engineering,*  
*the University of Tokyo*  
*in Partial Fulfillment of the Requirements*  
*for the Degree of Doctor of Philosophy*

Supervisor: Professor Kunihiro Asada

**Mohamed Abbas Abdelrady Abdelhamed**

DEPARTMENT OF ELECTRONIC ENGINEERING,  
THE UNIVERSITY OF TOKYO

**June 2006**

# Summary

In the past, noise was not such a big issue in digital integrated circuits. However, the continuous progress in semiconductor technology put the noise issue among the major concerns of digital CMOS IC designers. This study concerns with the noise immunity of static CMOS low power digital design by investigating the noise immunity of the current low power static CMOS design schemes and presenting a fast and accurate methodology to evaluate the noise sensitivity of the different nodes in a design during the design phase. In addition, for the modeling/characterization of noise in digital circuits, techniques to measure the non-periodic noise and sensing the peak minimum/maximum fluctuation on-chip have been presented. The study is presented in five chapters in addition to conclusion.

The first chapter includes a background about the power consumption and noise issues in current and future VLSI/ULSI digital design. It also includes the objectives of the study and thesis organization.

In chapter two, we present the effect of noise on the performance of a selected group of low power as well as traditional digital design techniques. First, we present a model for the different noise sources in the digital circuits. Then we applied the model to a selected group of low power and traditional designs as testing circuits. The noise immunity of the tested schemes has been reported in terms of logic error and delay error. At the end of the chapter, we present a methodology for leakage power saving and at the same time it has high noise immunity. One of the ways to increase the noise immunity of a digital circuit is to give special strengthen considerations to the soft (weak) parts (nodes) against

noise. Since it is time consuming to analyze the noise-sensitivity of different nodes in a big design using transistor level simulators, an analytical (fast and accurate) method is required.

In chapter three, we present a methodology to evaluate the noise-induced logic error probability in a given CMOS digital design in terms of supply voltage, threshold voltage, noise level and circuit configuration. At first, we modeled the noise immunity of the different logic gates in terms logic error probability including the effect of supply and threshold voltage, which is called electrical masking. Then, time masking has been modeled to include the variation of the spurious pulse width and generation time in the overall logic error probability. Moreover, the logic masking effect has been also considered. The electrical, timing and logic masking have been combined to form the overall logic error probability model. The model has been used to evaluate the logic error probability caused by the noise at the different nodes in digital circuit examples. The model results have been compared with results obtained from HSPICE simulation. The results reveal that the model fit with the expected simulation results achieving speedup factor of more than 1000 over HSPICE. Moreover, the calculation time of the methodology is linearly proportional with the number of gates in a design, and hence, the method is suitable for investigating the noise immunity of the big circuits. The model can be used to identify the weak parts against the noise in a given design during the design phase and hence it helps the designer in giving specific design considerations to strengthen the weak nodes. The methodology is based on hypothetical noise distribution. So that, for more accurate results, a real noise distribution should be provided.

In chapter four we, at first, present an overview on the previous works regarding the on-chip noise measurement. To avoid the problems attached with the previous designs, an on-chip noise detector has been designed and fabricated using 0.18 $\mu\text{m}$  technology. The detector has the capability to detect the single-event or

the non-periodic signals within a measurement time window. It is equipped with a programmable voltage divider to be able to detect high-swing signals having maximum theoretical frequency of 5GHz. The bandwidth of the output signal can be controlled by the user to fit the monitoring tools capability off-chip and to avoid the effects of the on-chip parasitic elements, therefore conventional equipments can be used to measure the signal off-chip. Moreover, the detector is synthesizable and the designer can flexibly adjust its main parameters. A test chip is fabricated and tested successfully. The detector's design has been modified to increase the sampling rate. Upon the simulation results, the modified version is capable to measure signals of frequency (theoretically) up to 10GHz.

Chapter five includes the description of a CPU-interfaced system to monitor the minimum/maximum fluctuation in both VDD and ground in a design. In addition to the magnitude information, the system has the ability to report the timing and spatial information of the spurious pulse. The system is designed using Rohm 0.18 $\mu$ m technology. The fluctuation is detected by comparing the voltage of node-under-test with a reference voltage supplied form off-chip, and the fluctuation information is send off-chip in digital format. The detector is simple, therefore, it can be replicated within a design to detect the fluctuations on VDD/Ground net at different spots and hence, safe operation can be guaranteed. The detector is interfaced by a CPU; therefore it is suitable for future VLSI/ULSI circuits.

Finally, we conclude the study in chapter six.

## **Acknowledgements**

All praises to Allah. It has been a great opportunity for me to be a doctor course student in Electronic Engineering Department, the University of Tokyo.

I would like to express my heartfelt thank and gratitude to my advisor, Prof. Kunihiro Asada, for his invaluable guidance throughout my study in the University of Tokyo. His rich knowledge in the integrated circuit and system designs have assisted me in identifying the issues of research. I have enjoyed many of fruitful discussions with him. His decent and compassionate personality has provided me with an ideal environment for study and research. Really I think that I am lucky because he is my supervisor.

I would like also to deeply thank Prof. Makoto Ikeda for his meaningful advices and discussions during my stay in the University of Tokyo. I greatly appreciate his support, which helped me to finish my first chip and gave me the chance to fabricate more.

I would like to acknowledge my dissertation committee, Prof. Tadashi Shibata, Prof. Masahiro Fujita, Prof. Minoru Fujishima and Associate Prof. Makoto Takamiya for their extremely valuable suggestions and comments.

I greatly appreciate the help of Dr. Kenshu Seto, the research associate in Fujita laboratory- the University of Tokyo. Also, I would like to thank him for his meaningful and friendly discussions.

I would like also to thank Dr. Masahiro Sasaki, the research associate in Asada-Ikeda laboratory, for his help and meaningful and friendly discussions.

My deep thank to the research associate, Dr. Ruotong Zheng, for his help during my research. I, as a foreigner, will never forget that, he gave me the first hand in Japan helping me to finish the settling and accommodation procedures.

I am thankful to all the colleagues in Asada-Ikeda laboratory for their helpful advices, and comfortable research circumstances they provided me during my research. I am deeply grateful to Ms. Noriko Yokochi, Ms. Naomi Yoshida and Miss. Yukako Maruyama for their helpful assistance for my research activities in the laboratory.

I also would like to express my gratitude and deep thank to Prof. Mazen Abdelsalam- Assiut University, Egypt and Prof. Tetsuji Oda-The University of Tokyo- for introducing me to Prof. Kunihiro Asada.

I would like to deeply thank the staff of Egyptian cultural office in Tokyo, particularly, the prior committee, Prof. Ibrahim Mabrouk and Prof. Meselhy Ragab and the current committee, Prof. Karam Khalil and Prof. Ahmed Elsalrawy for their support, help and continues cooperation.

Finally, from all my heart, I would like to thank my wife for her support, patience, endless endurance and infinite love.

# Contents

<b>Summary</b> .....	<b>i</b>
<b>Acknowledgements</b> .....	<b>iv</b>
<b>List of Figures</b> .....	<b>x</b>
<b>List of Tables</b> .....	<b>xv</b>
<b>Chapter 1 Introduction</b> .....	<b>1</b>
1.1 Background .....	1
1.2 Power and Reliability Issues in Future LSI Design .....	2
1.3 Objectives and Thesis Organization.....	7
<b>Chapter 2 Noise Immunity Investigation of Low Power Schemes</b> .....	<b>11</b>
2.1 Introduction .....	11
2.2 Overview on Low Power Design Methodologies .....	12
2.2.1 Sources of Power Dissipation in Digital Circuits .....	13
2.2.2 Supply Voltage Based Schemes .....	15
2.2.3 Threshold Voltage Based Schemes .....	18
2.2.4 Gating-Transistor Based Schemes.....	20
2.3 Low Power Schemes for Evaluation .....	22
2.4 Noise Sources .....	23
2.4.1 Power Supply and Ground Bounce Noise .....	24
2.4.2 Crosstalk Noise .....	25
2.4.3 Other Noise and Pseudo Noise Sources .....	25
2.5 Noise Modeling .....	25
2.6 Evaluation Framework .....	27

---

2.7 Simulation Results.....	27
2.7.1 Power Consumption Comparison.....	28
2.7.2 Logic Error Rate .....	29
2.7.3 Delay Error .....	37
2.8 DVTMTCMOS: a High Noise Immunity Design Scheme with Low Leakage Power Consumption .....	40
2.8.1 Leakage Power and Area Overhead Comparison.....	41
2.8.2 Logic Error Rate Comparison.....	42
2.9 Discussion and Technology Dependence.....	44
2.10 Chapter Conclusion .....	45
2.11 References .....	46
<b>Chapter 3 Statistical Model for Logic Errors in CMOS Digital Circuits .....</b>	<b>51</b>
3.1 Introduction .....	51
3.2 Noise Model .....	52
3.3 Statistical Analysis of Logic Error .....	53
3.4 Model Element .....	54
3.4.1 Electrical Factor .....	54
3.4.1.1 Logic Error probability in Inverter Gate .....	54
3.4.1.2 Logic Error in NAND Gate .....	63
3.4.1.3 Logic Error in NOR Gate .....	67
3.4.2 Timing Effect .....	71
3.4.3 Logic Masking .....	74
3.5 Model Formulation.....	76
3.6 Results and Discussion.....	77
3.6.1 Model Testing .....	77
3.6.2 Accuracy and Efficiency.....	78
3.7 Chapter Conclusion .....	83
3.8 References .....	84

---

<b>Chapter 4 On-chip Noise Measurement .....</b>	<b>87</b>
4.1 Introduction .....	87
4.2 Overview on Previous Works .....	88
4.2.1 On-chip Sampler .....	88
4.2.2 Analog Detection of PS/GND Noise .....	90
4.2.3 Digital Detection of PS/GND Noise.....	91
4.3 On-Die Non-Periodic/Single-Event High Swing Noise Detector.....	93
4.3.1 Detector Architecture and Operation.....	94
4.3.2 Input Buffer.....	96
4.3.3 Sample and Hold Array .....	98
4.3.4 Analog Multiplexer.....	98
4.3.5 Sampling and Multiplexing Controls .....	99
4.4 Test Chip Configuration .....	101
4.4.1 Simulation Results .....	103
4.4.2 Measurement Setup.....	110
4.4.3 Measurement Results.....	111
4.5 Accuracy Issues and Solutions .....	115
4.5.1 Fixed Pattern Noise.....	115
4.5.2 Retention Time .....	117
4.6 High Speed Non-periodic Signal Detector.....	119
4.6.1 Sampling Controls .....	119
4.6.2 Sample and Hold Circuit .....	120
4.6.3 Simulation Results .....	121
4.7 Chapter Conclusion .....	122
4.8 References .....	124
<b>Chapter 5 On-chip Minimum/Maximum Fluctuations Detection.....</b>	<b>128</b>
5.1 Introduction .....	128
5.2 Motivations.....	130

---

5.3 Limitations of the Conventional Peak Detector .....	131
5.4 Architecture and Theory of Operation .....	133
5.4.1 Probing Heads Matrix .....	136
5.4.2 CPU Interface .....	142
5.5 Detection Modes.....	146
5.5.1 DETECT .....	147
5.5.2 DETECT and WHEN .....	147
5.5.3 DETECT, WHEN and WHER .....	148
5.6 Test Chip .....	148
5.7 Simulation Results.....	149
5.8 Chapter Conclusion .....	153
<b>Chapter 6 Conclusion .....</b>	<b>157</b>
<b>List of Published Works .....</b>	<b>160</b>

# List of Figures

1.1	CPU transistor count trend.....	2
1.2	Future trend of gate length.....	2
1.3	Global market for cellular phones.....	3
1.4	CPU power supply voltage and current trend. ....	4
1.5	CPU speed (MHz) trend.....	5
2.1	Components of power consumption in static CMOS logic gate (a) Dynamic power components (b) Static power components.....	14
2.2	Demonstration of using multiple supply voltage. ....	16
2.3	Example of voltage level converter. ....	17
2.4	Illustration of the dual-threshold voltage scheme.....	19
2.5	Schematic diagram of VTCMOS.....	19
2.6	Schematic diagrams of DTMOS.....	20
2.7	Configurations of MTCMOS technique.....	21
2.8	Schematic diagram of a digital circuit with parasitic elements. ....	24
2.9	Schematic diagram of digital circuit with noise sources.....	26
2.10	Logic error rate in the testing circuits at different noise values (a) ckt1. (b) ckt2. (c) ckt3. ....	32
2.11	Logic error rate in the testing circuits at different power supply noise values (a) ckt1. (b) ckt2. (c) ckt3.....	34
2.12	Logic error rate in the testing circuits at different noise values on the interconnects (a) ckt1. (b) ckt2. (c) ckt3.....	36
2.13	Effect of noise on propagation delay of different path categories in Low power techniques (a) Normalized standard deviation. (b) Normalized mean.....	39
2.14	Block Diagram of DVTMTCMOS.....	40

2.15	Logic error rate of DVTMTCMOS compared with other schemes different noise values (a) ckt1. (b) ckt2. (c) ckt3.....	43
3.1	Illustrative diagram for the noise and error sources in a digital circuit. ....	53
3.2	Noise in an inverter circuit.....	55
3.3	Probability distribution function of Input signal, Supply voltage and Ground voltage.....	55
3.4	Erroneous switching and conditions in inverter circuit. a, b) False switching due to that the input is corrupted with noise. c, d) The possible conditions of the generated and propagated logic zero and one respectively (Solid lines).....	59
3.5	Logic error probabilities of three different gates. $HV_{DD}=1.8V$ , $LV_{DD}=1.2V$ , $LV_{th}=0.15V$ and $HV_{th}=0.4V$ . $\sigma_D$ , $\sigma_G$ and $\sigma_I$ have been assigned similar values (shown on horizontal axis) at each calculation point in all gates. ....	61
3.6	Simulated and calculated logic error of an inverter circuit. (a) $HV_{DD}$ - $HV_{th}$ Cell. (b) $HV_{DD}$ - $LV_{th}$ Cell. (c) $LV_{DD}$ - $LV_{th}$ Cell. $\sigma_D$ , $\sigma_G$ and $\sigma_I$ have been assigned similar values (shown on horizontal axis) at each calculation/simulation point.....	63
3.7	Noise in two-input NAND gate.....	64
3.8	NAND gate is transferred to Inverter if one input is logic One.....	67
3.9	Noise in two-input NOR gate.....	68
3.10	(a) Representation of a node (N) in a digital circuit. (b) Calculation of the spurious pulses effective timing window. (c) Dividing $T_{eff}$ to a number of zones m.....	72
3.11	Arbitrarily noise-pulse width distribution.....	73
3.12	Schematic diagram of illustration example.....	75
3.13	Comparison between the maximum simulation and model results.(a) Inverter gate (b) NAND2 gate (c) NOR2 gate.	80
3.14	The simulation and calculated results of a) ckt2. and b) ckt1.....	81
3.15	Analysis time of our methodology versus the number of gates in a circuit. ....	82
4.1	Schematic Diagram of an on-chip sampler circuit. ....	89

---

4.2	Schematic diagram of power supply noise sensing head.....	90
4.3	Illustrative diagram of noise digital detector. ....	92
4.4	Block diagram of the detector. ....	95
4.5	Example of the input and output signals. ....	95
4.6	Schematic diagram of the input buffer. ....	97
4.7	Frequency response of the input buffer (simulation). ....	97
4.8	Schematic diagram of sample and hold and multiplexing cells. The buffer is PMOS buffer. ....	99
4.9	Block diagram of the sampling and multiplexing pulses generator. ....	100
4.10	Logic diagram of the sampling pulses generator. ....	101
4.11	The timing diagram of (a) sampling pulses (b) Multiplexing pulses. ....	101
4.12	Schematic diagram of the noise generation circuit. ....	102
4.13	Test chip layout. ....	103
4.14	Simulation results of Detector I at tab 2. (a) Probing point signal (b) Output of the voltage divider (c) Buffer output (d) Detector output. ....	104
4.15	Simulation results of Detector II at tab 2. (a) Probing point signal (b) Output of the voltage divider (c) Detector output. ....	105
4.16	Simulation results of Detector I at tab 3. (a) Probing point signal (b) Output of the voltage divider (c) Buffer output (d) Detector output. ....	106
4.17	Simulation results of Detector II at tab 32. (a) Probing point signal (b) Output of the voltage divider (c) Detector output. ....	107
4.18	The simulation results of detector I at tab 2 when the probing point is quite. The input (upper graph) and output (lower graph). ....	108
4.19	Power supply bounce of the noise-generation circuit. Probing node voltage (upper graph), Detector I output (lower graph). ....	109
4.20	Power supply bounce of the noise-generation circuit. Probing node voltage (upper graph), Detector II output (lower graph). ....	110
4.21	Test-chip measurement setup. ....	111
4.22	Micrograph of the test chip. ....	113
4.23	Transfer characteristics of detector I at tab 2 (2/5 division ratio). ....	113
4.24	The measured power supply noise. ....	114

---

4.25	The measured power supply noise. (the vertical axis is not calibrated). .....	114
4.26	The measured output fixed pattern noise. ....	116
4.27	Autocorrelation of the noise pattern. ....	116
4.28	The proposed scheme for canceling the fixed pattern noise. ....	117
4.29	Connection of S&H to PMOS buffer. ....	118
4.30	Leakage current and retention time versus technology nodes. ....	118
4.31	Sampling pulse generator of the high speed detector. ....	120
4.32	Timing diagram of generation of two successive sampling pulses. ....	120
4.33	Schematic diagram of sampling switch of two successive sampling circuits. ....	121
4.34	Sample of the of timing diagram of the sampling pulse generator. ....	121
4.35	Simulation results of the high-speed detector. (lower graph) is the testing signal. (middle graph) is the buffer output. (upper graph) is the detector output. ....	122
5.1	Illustration for (a) Power supply noise (b) Ground bounce. ....	130
5.2	Illustration for the PDF of (a) ground bounce (b) power supply noise. ....	131
5.3	Schematic diagram of the conventional PD. ....	132
5.4	Input (V(in)) and output (V(out)) signals of the conventional PD. ....	133
5.5	The accuracy of conventional PD at different MOS widths (W). ....	133
5.6	Schematic diagram of the MIN/MAX peaks detector. ....	134
5.7	Illustrative timing diagram for MIN/MAX detection process. ....	135
5.8	Block diagram of the overall design. ....	136
5.9	Schematic diagram of $n \times n$ probing heads matrix. ....	137
5.10	Schematic Diagram of the tested comparators. ....	138
5.11	Accuracy versus pulse width of the tested comparators. ....	139
5.12	(a) Ground bounces level shifter (b) Power supply noise level-shifter. ....	139
5.13	The transfer characteristics of (a) NMOS buffer (b) PMOS buffer. ....	140
5.14	Frequency response of (a) NMOS buffer (b) PMOS buffer. ....	140
5.15	Example of the input and output signals in (a) NMOS buffer (b) PMOS buffer. ....	141

---

5.16	Schematic diagram of the calibration-VDD-GND noise selection and scaling circuit.....	141
5.17	Block diagram of MIN/MAX register.....	143
5.18	Block diagram Col./Raw address register and decoder. ....	143
5.19	Schematic diagram of the counters connected to head matrix output.....	144
5.20	Schematic diagram of the noise generation circuit. ....	149
5.21	Simulation results of the noise generation circuit (a) input patterns of ground noise controls (upper graph), input patterns of VDD noise controls (middle graph), firing pulse (bottom graph). (b) power supply noise (upper graph), ground noise (lower graph).....	150
5.22	Layout of the test chip.....	151
5.23	Simulation results of the test chip. ....	153

# List of Tables

2.1	Comparison between the power consumption of the testing circuits.....	29
2.2	Power consumption comparison. ....	41
2.3	Area overhead and speed comparison.....	41
3.1	Truth table of NAND gate, one input is in error. ....	64
3.2	Truth table of two-input NAND gate, all inputs are in error. ....	65
3.3	Truth table of two-input NAND gate, effect of power/ground noise.....	65
3.4	Truth table of NOR gate, one input is in error. ....	69
3.5	Truth table of two-input NOR gate, all inputs are in error. ....	69
3.6	Truth table of two-input NOR gate, effect of power/ground noise.....	70
3.7	Comparison between simulation and calculation speed. ....	82
5.1	Selection schemes of VDD/Ground and calibration. ....	141
5.2	Setting of the enable signals.....	145
5.3	Definition of the enable signals. ....	146
5.4	Setting of the Col./row address decoder. ....	146

# Chapter 1

## Introduction

### 1.1 Background

Integration density and performance of integrated circuits have gone through an astounding revolution in the last couple of decades. In 1960s, Gordon Moore predicated that the number of transistors that can be integrated on a single die would grow exponentially with time. This prediction, later called Moore's law, has proven to be amazingly visionary. Its validity is best illustrated with the aid of figure 1.1 [1], which plots the transistor count per chip as a function of time. As it can be observed that integration complexity doubles approximately every one to two years. As a result, the number of transistors in a MPU chip has increased by more than a hundred thousands times since 1970. The continuous progress in semiconductor technology has enabled scaling down the transistor and interconnects' sizes and pitches, which effectively increase the integration density. As it expected by the International Technology Roadmap for Semiconductor (ITRS) [2], the transistor channel length will continue scale down to 25 nanometers and below as it is shown by figure 1.2. Thanks to technology scaling, it has enabled increasing the speed of digital system considerably. As a result to technology scaling, the speed of digital systems is also increasing almost exponentially as it will be shown the next section. The CMOS digital circuits had been known as low-power high-noise immunity circuits. However, it is not the case in the era of deep submicron (nano-scale) technology. In the following subsection, the consequences of technology scaling on power consumption and noise immunity of VLSI are explained.




Figure 1.1 CPU transistor count trend [1].





Figure 1.2 Future trend of gate length [2].

## 1.2 Power and Reliability Issues in Future LSI Design

The continuous increase in integration density of VLSI circuits and the demand of higher circuit speed resulted in higher power consumption in ICs. Before 1990's, power dissipation in LSI systems had less concern than after that.

The main emphasis was on performance and miniaturization. The battery-powered applications, such as pocket computers, portable communication devices, pacemakers, hearing aids and wrist watches, drove low-power electronics, wherein, the battery life, in such applications, is very important for convenient usage of them. And currently, the exploding market of portable electronic appliances, (for instance, the plot in figure 1.3 shows the evolution of the worldwide market for mobile phones [3]) power consumption has become one of the most important factors in the continued development of microelectronic technology. The reasons for that can be explained as follows:



**Figure 1.3** Global market for cellular phones [3].

First: There is a continuous demand for improving the circuit performance and integrating more functions into a chip, therefore, the feature size has to continue shrink. In consequence, the magnitude of power per unit area is increasing. Although the feature size miniaturization is accompanied with scaling down the supply voltage -to keep the device reliability- the power dissipation consumption does not come down. Moreover, the current drawn from the power

unit is rapidly increasing. Figure 1.4 shows the trend of current and power dissipation in CPUs [2]. It is clear that some MPUs consume power higher than 100W. i.e. more than light bulb, and it continues increase as indicated by figure 1.4. High power consumption in ICs has many consequences on its performance and applications. From the technical point of view, the consumed electrical power is transformed into thermal power. As a result, the chip temperature increases, which may be tends to electro-migration problem or degrade the reliability of MOS gate oxide in addition to causing instable system operation. Economically, to sink the generated heat, an expensive packing material is needed to help the heat sinking process, which means higher packing cost and finally increase the total product cost. Moreover, using cooling fan is impractical in some cases, such as speech applications, that is, it adds acoustic noise to the system.




Figure 1.4 CPU power supply voltage and current trend [2].


Second: Hand-held (battery-powered) devices of the past were characterized by low-computational requirements. However, the current and future portable application, in particular, laptops, cell phones and games devices, require higher

power consumption for the impeded high computation capabilities. People are expecting to have access to some computing power, information resources and communication abilities when they are in travel as they do when they are at their desks [4].

Third: As energy costs rise, designing for low power will save, to some extent, the global need for energy sources.

For all the above reasons, decreasing the power consumption in LSI systems has been being one of the major concerns of VLSI designers. Hence, design for low power has been studied extensively in the past two decades [4-7]. In the next chapter, more focus on the different low power design techniques is given.

In fact, power consumption in LSI circuit is not the only concern for the designers in the current and future design. The continuous progress and scaling of semiconductor technology as well as the demand for higher speed systems has brought the noise immunity issue among the major concerns of VLSI designers. The speed of VLSI system is increasing, for instance, figure 1.5 shows how the clock frequency of MPU is increasing almost twenty times every decade [8].



**Figure 1.5** CPU speed (MHz) trend [8].

At the same time, the continuous scaling of MOS feature size entails scaling of the supply voltage, mainly for two reasons; the first is to be suitable for such short channel transistor, otherwise, the high electric field could destroy the MOS and hence a vital reliability problem would happen, the second is to decrease the power consumption. An hence, the threshold voltage has to also be scaled down to keep the circuit speed. In consequence, the noise margin of digital circuit is considerably decreased. Furthermore, in the scaled technology, interconnects have become more condensed and closer. The previously isolated neighbored lines are no longer isolated. The coupling capacitance and inductance between the closely routed and stacked lines are increasing with the technology progress. As a result, when a signal on a line changes high to low or (low to high) a glitch(s) on the neighbor(s) is (are) generated due to the coupling effect. The glitch might propagate to the register element at the primary output causing functional problem. The higher integration density, lower supply and threshold voltages and using a higher frequency and steeper clock signal have made the digital circuits more susceptible to noise where it was not before [9-12]. The instantaneous large current variation due to large number of simultaneously switching circuits has added un-ignorable fluctuation to both supply and ground nets in addition to decreasing the effective supply value feeding the circuit [13]. The closely routed signal line has increased their coupling capacitance and hence the crosstalk effect should be carefully considered. The power supply/ground fluctuations and inductive/capacitive crosstalk in addition to the external noise sources including and electromagnetic interference and noise induced by alpha particle, can cause sever problems to the system performance and/or reliability. These problems can be ranged from decreasing the system throughput [14-19] to causing glitches on wires, which can result in function failure. The noise effects on the performance and reliability of IC have been, mainly, studied individually and most of them concentrate on the delay error caused by specific noise source. The works, which focus on the noise induced logic error, mainly consider the soft-error as a noise

source [20-23]. The deleterious effects of noise in digital circuit make it imperative to consider the noise immunity as a first class design constraint. Despite the extensive researches on individual noise sources, a few researches have been tried to develop a technique for combined noise sources. That is, the different noise sources tend to aggravate one another's effects [23].

From the above discussion, it is clear that the current LSI designer should consider both the low power consumption and high reliability simultaneously for better system usability and performance.

### 1.3 Objectives and Thesis Organization

The discussion presented in the above two sections indicates the importance of taking the power-consumption and noise-immunity as two important design constraints into account during the design phase of VLSI circuits. At first glance, it seems that there is a contradiction between designing for low power and high noise immunity. Furthermore, the effects of different kinds of noise sources on the performance of static CMOS low power digital design schemes were not studied completely so far. So that the study has been run to achieve the following objectives:

*The first objective* of this research is to investigate the effect of noise on performance of the most famous low power digital design schemes in terms of logic error and delay error, and hence, for the designer, who has multiple choices of low-power design schemes, the best technique from the noise immunity point of view is presented. The comparison is done based on transistor level simulation.

*The second objective* is to present a fast and accurate methodology to evaluate the noise-immunity of a CMOS digital system taking into account the important factors, which determine the system's power consumption. The methodology should have the ability to identify the noise-sensitive nodes in a

given design and hence the designer would give special considerations for these nodes during the design phase.

*The third objective* of the study is to present a technique to measure the noise in a design, which will help in characterizing the reliability and performance of the fabricated systems, at the same time, the results can be used as a feedback for enhancing the design of the subsequent systems.

The thesis is organized as follows:

Chapter 2 starts by a revision for the different static CMOS low-power design schemes. The schemes have been classified into three main categories. Then, the noise sources in digital design have been summarized. A model representing the different noise sources has been presented. The model has been applied to a group of testing circuits, which are designed using four different low-power design methodologies in addition to the conventional design techniques, to investigate the relative noise-immunity of each technique. The comparison has been done in terms of logic and delay error as well as the power consumption by each technique.

In chapter 3, a calculation methodology to evaluate the noise-immunity of a given system is presented. Based on the noise model presented in chapter two, the logic error probability, due to different noise sources in a static CMOS digital system has been calculated. The accuracy of the methodology has been tested by comparing its results with those obtained from HSPICE.

Chapter 4 includes the description of an on-chip non-periodic high-swing noise (signal) detector. The chapter includes detector details, simulation and measurement results.

In chapter 5, an on-chip minimum/maximum fluctuation detector has been presented. The block diagram, theory of operation and simulation results discussed. The study is concluded in chapter 6.

## 1.4 Reference

- [1] Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, "Digital Integrated Circuits: A Design perspective" Second Edition, A Prentice-Hall publication
- [2] <http://public.itrs.net/>
- [3] L. Benini, G. De Micheli, E. Macii, "Designing low-power circuits: Practical Recipes," IEEE Circuits and Systems Magazine, Vol. 1, Issue 1, April 2001, pp. 5 - 26.
- [4] K. Roy, Sh.C. Prasad, "Low-Power CMOS VLSI Circuit Design", John Wiley and Sons, INC. Canada 2000.
- [5] Anantha P. Chandrakasan, S. Sheng and Robert W. Brodersen, "Low-power CMOS digital design" IEEE Journal of Solid State Circuits. Vol. 27 No.4 April 1992, pp. 473 - 484.
- [6] L. Wei, K. Roy and Vivek K. De, "Low voltage low power CMOS design techniques for deep submicron ICs" 13th International Conference on VLSI Design January, 2000, India, pp. 24 - 29.
- [7] M. Pedram, "Power minimization in IC design: Principles and applications", ACM Transaction on Design Automation of Electronic Systems, Vol. 1, No.1, January 1996, pp. 3 - 56.
- [8] Mark T. Bohr, "Nanotechnology goals and challenges for electronic applications", IEEE Transactions on Nanotechnology, Vol. 1, No. 1, March 2002, pp. 56 - 62.
- [9] J. Segura, "CMOS testing at the end of the roadmap: challenges and opportunities" Proceedings of 2006 IEEE workshop on design and diagnostics of electronic circuits and systems, Prague, April-2006, pp. 2 - 2.
- [10] X. Aragonès, J. Gonzalez, F. Moll and A. Rubio, "Noise generation and coupling mechanisms in deep-submicron ICs", IEEE Design and Test of Computers, Sept.–Oct. 2002, pp. 27 - 35.
- [11] K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design", Proceedings of the 1996 International Conference on Computer-Aided Design (ICCAD 96) pp. 524 - 531.
- [12] P. Larson and C. Svensson, "Noise in digital dynamic CMOS circuits", IEEE Journal of Solid-State Circuits, Vol. 29, No. 6, June 1994, pp. 655 - 662.
- [13] G. Bai; S. Bobba and I. N. Hajj "Power bus maximum voltage drop in digital VLSI circuits", Proceedings of 1<sup>st</sup> International Symposium on Quality Electronic Design, 2000. ISQED 2000, pp. 263 - 268.

- 
- [14] B. C. Paul and K. Roy, "Testing cross-talk induced delay faults in static CMOS circuits through static timing analysis", *Proceeding of International Test Conference ITC 2002*, pp. 384 - 390.
- [15] Y. Sasaki and G. De Micheli, "Crosstalk delay analysis using relative window method" *Proceedings of 12<sup>th</sup> Annual IEEE International ASIC/SOC Conference*, 1999, pp. 9 - 13.
- [16] C. Tsai and M. Marel-Sadowska, "Modeling crosstalk induced delay", *Proceedings of 4<sup>th</sup> International Symposium on Quality Electronic Design*, 2003, pp. 189 - 194.
- [17] Y. Jiang and K. Cheng, "Analysis of performance impact caused by power supply noise in deep submicron devices", *IEEE Design Automation Conf. Proceeding*, 21-25 June 1999, pp. 760 - 765.
- [18] Yi-Shing Chang; S. K. Gupta and M. A. Breuer, " Analysis of ground bounce in deep sub-micron circuits", *Proceedings of 15th IEEE VLSI Test Symposium*, 1997, pp. 110 - 116.
- [19] M. Saint-Laurent; M. Swaminathan, "Impact of power-supply noise on timing in high-frequency microprocessors", *IEEE Trans. On Advance Packaging*, Vol. 27, No. 1, Feb. 2004. pp.135 - 144.
- [20] M. Omana, G. Papasso, D. Rossi and C. Metra, "A Model for transient fault propagation in combinatorial logic", *proceedings of the 9<sup>th</sup> IEEE international On-Line test Symposium 2003*, pp. 111 - 115.
- [21] Y. S. Dhillon, A. U. Diril and A. Chatterjee, "Soft-error tolerance analysis and optimization of nanometer circuits", *Proceedings of the Design, Automation and test in Europe Conference and Exhibition (DATE'05)*, 2005, Vol. 1, pp. 288 - 293.
- [22] P. E. Dodd and L.W. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics" *IEEE Transaction on Nuclear Science*, Vol. 50 No. 3, June-2003, pp. 583 - 602.
- [23] C. Zhao, S. Dey and X. Bai, "Soft-spot analysis: Targeting compound noise effects in nanometer circuits" *IEEE Design and Test of computers*, July-Aug. 2005, pp. 362 - 375.