

# Study of Network Rigidity Coordination of Dielectric Thin Films for Scalable and Reliable Ge MOS Device

その他のタイトル	高信頼性微細GeMOSデバイスの実現に向けた誘電体薄膜中のネットワーク強化に関する研究
学位授与年月日	2015-09-25
URL	<a href="http://doi.org/10.15083/00073054">http://doi.org/10.15083/00073054</a>

## 論文の内容の要旨

論文題目 Study of Network Rigidity Coordination of Dielectric Thin Films for Scalable and Reliable Ge MOS Device

(高信頼性微細 Ge MOS デバイスの実現に向けた誘電体薄膜中のネットワーク強化に関する研究)

氏名 魯 辞莽

The recent years of researches on GeO<sub>2</sub>/Ge interface passivation technics have enable the operation of high mobility Ge MOSFET for the first time, which might be the dawn of a new generation of IC application with Ge channel. However, the remaining concerns are still critical. Namely, (1) the poor thermal and chemical stability of GeO<sub>2</sub>/Ge stack must be improved; (2) the equivalent oxide thickness (EOT) must be reduced to below 1 nm without degrading the interface; and (3) the long term reliability of Ge MOS device must be ensured for real application. These three concerns are among the most critical challenges on bringing Ge back to future.

In this work, I will address the above concerns by designing new dielectric materials for MOS devices formation. The key to the dielectric designing is to manipulate the structure of oxides by the formation of ternary alloys. This is because the bonding configuration in the ternary oxide might be changed from the binary oxides and such change would bring about significant influences on the material and electrical properties of the gate dielectric.

Under this guiding principal, a new material, metal oxide doped GeO<sub>2</sub> (M-GeO<sub>2</sub>), was proposed for the robust interfacial layer (IL) on Ge gate stack. Drastic improvements in thermal and chemical stability were obtained without any cost of interface properties by small amount of suitable doping like Y or Sc. The significant improvements in material stability were discussed from the network modification of GeO<sub>2</sub> by doping.

A new ternary high-*k* dielectric, yttrium scandate (YScO<sub>3</sub>), is also proposed for the gate stack formation in the sub-nm EOT region. A higher *k*-value and sufficient energy gap is observed for YScO<sub>3</sub>, which is a pronounced advantage over its binary compounds. The *k*-value improvement is also discussed from the structural change and denser packing of the ternary oxides. The YScO<sub>3</sub> also inherit the interface aware properties of its binary compounds, which enable it to be used on an ultra-thin IL. The 0.5 nm EOT and very high electron peak mobility is demonstrated by YScO<sub>3</sub>/Y-GeO<sub>2</sub>/Ge stack.

Based on the good initial properties, the reliability assessment of the Ge MOS device is also carried out in terms of both pre-existing trap in the as-prepare gate stacks and trap generation under high electric stress field ( $E_{\text{stress}}$ ). It is found that the hole trap is the major concern among the pre-existing traps, which is controllable by the gate stack process condition such as high oxygen pressure. While, the trap generation behavior in the Ge stack is dominated by the intrinsic rigidity of the dielectrics network. Y or Sc-GeO<sub>2</sub> can effectively suppress the trap generation under high  $E_{\text{stress}}$  comparing to pure GeO<sub>2</sub>. Based on this knowledge, we demonstrated significant reliability improvements in Ge MOS devices.