2024-03-29T11:27:51Z
https://repository.dl.itc.u-tokyo.ac.jp/oai
oai:repository.dl.itc.u-tokyo.ac.jp:00000022
2022-12-19T03:40:56Z
12:13
9:10:14
A novel global self-timing methodology for BSFQ circuits
Teh, CK
92
Okabe, Yoichi
93
549.3
asynchronous design
Boolean primitive
BSFQ
pipelining
self-timing
SFQ circuits
application/pdf
Recently we have proposed Boolean single-flux-quantum (BSFQ) circuits, which like CMOS circuits directly support Boolean primitives, and do not require local synchronization for their elementary cells as well as for their combinational cells. However, only the cell-level timing description of the BSFQ circuits was considered, which did not specify their global timing strategy in a system-level design. In this paper, we present a novel global self-timing methodology, dual encoding hierarchical pipelining (DEHP), for the locally asynchronous BSFQ circuits. In circuit implementation, a nonvolatile memory cell named ND-DFF and a volatile memory cell named D-DFF have been designed.
journal article
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
2003-06
application/pdf
IEEE transactions on applied superconductivity : a publication of the IEEE Superconductivity Committee
2
13
543
546
AA10791666
10518223
https://repository.dl.itc.u-tokyo.ac.jp/record/22/files/IEEE_A_S_2003_13_2.pdf
eng
©2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.