

## SrTiO<sub>3</sub> field effect transistor with SrTiO<sub>3-δ</sub> source and drain electrodes

SrTiO<sub>3-δ</sub>をソース・ドレイン電極に用いたSrTiO<sub>3</sub>電界効果トランジスタ

物質系専攻 56120 佐藤 泰輔

指導教員：ミック・リップマー 助教授

キーワード：酸化物エレクトロニクス、酸化物ヘテロ界面、SrTiO<sub>3</sub>、ワイドギャップ絶縁体

### Introduction

Strontium titanate (SrTiO<sub>3</sub>) is a perovskite that is generating increasing interest as an insulator with a high dielectric constant, as a model system for para- and ferroelectricity, and as one of the best candidates for producing various microelectronic heterostructures when combined with other perovskite materials. High-performance devices based on perovskite-type transition-metal oxides require the fabrication of heterointerfaces with well-controlled electronic properties. Unfortunately, the electronic states that appear at interfaces are not well understood and it is therefore difficult to control device performance. Manipulating the density of carriers in transition-metal oxides without losing crystalline order is very important for the investigation of electronic properties of interfaces. One way to probe the electronic properties is to construct a field-effect transistor (FET) and measure changes in transport properties of thin interface layers as the carrier density is modulated by field effect. In order to probe the electronic structure of epitaxial SrTiO<sub>3</sub> heterointerfaces, we have fabricated SrTiO<sub>3</sub> (100) single crystal FETs with either amorphous or epitaxial CaHfO<sub>3</sub> gate insulator layers [1]. The field-effect performance of FET with amorphous interfaces is limited by trap states that are in the vicinity of the channel interface and also close to the Fermi level of the channel material (SrTiO<sub>3</sub>).

To address these issues, a new process was developed for fabricating SrTiO<sub>3</sub> FETs. The biggest difficulty of the new process is obtaining an electronically clean heterointerface by

conventional oxide thin film growth techniques, such as pulsed laser deposition. Epitaxial layers need to be grown at a high temperature, which brings additional challenges because in addition to the channel layer and the gate insulator, it is also necessary to integrate metallic source and gate electrodes into a transistor device. In order to do this, I have developed a new process for fabricating SrTiO<sub>3</sub> FETs based on CaHfO<sub>3</sub> gate insulators and source and drain electrodes composed of metallic oxygen-deficient SrTiO<sub>3-δ</sub>.

After developing new process, careful analysis of the temperature dependence of the transport properties of the SrTiO<sub>3</sub> FETs can be used to obtain information on the presence of interface states in an oxide heterostructure.

### Experiment

The transistors were fabricated on 5×10×0.5mm<sup>3</sup> as-supplied SrTiO<sub>3</sub>(100) single crystal substrates. As a first step, amorphous CaHfO<sub>3</sub> gate insulator layers were grown by pulsed laser deposition (PLD) at an oxygen pressure of 3 mTorr. A KrF excimer laser operating at 3 Hz was used for ablation and the laser fluence was 0.7 J/cm<sup>2</sup>. After constructing the critical channel interface, the source and drain electrodes of metallic oxygen-deficient SrTiO<sub>3-δ</sub> were formed by Ar<sup>+</sup> ion milling at an acceleration voltage of about 500 V. This is an efficient way of introducing oxygen vacancies into a thin surface layer of SrTiO<sub>3</sub>. These




Fig.1. Schematic view of the SrTiO<sub>3</sub> FET structure.

vacancies function as donors, inducing metallic conductivity in the electrode regions. This technique can be used to obtain clean interfaces, suppress the formation of lattice imperfections, and avoid impurities because the active channel interface is constructed at an early step of the device fabrication process. The pits formed by milling the source and drain electrodes in SrTiO<sub>3</sub> were filled by thermal evaporation of SiO<sub>x</sub>. For improving the gate breakdown strength of the FETs, a second amorphous CaHfO<sub>3</sub> gate insulator layer was grown by PLD, covering the whole device. Electrical contact to the SrTiO<sub>3-δ</sub> source and drain electrodes was made by Al wire bonding. A schematic view of a SrTiO<sub>3</sub> field effect transistor, fabricated by the new process, is shown in Fig.1.

Several electrode geometries were explored in this work. The most simple devices only contain two contacts, the source and the drain and only 2-point measurements are possible. For 4-point measurements of channel resistivity, FETs with two additional electrodes either crossing the channel region or attaching to the side of the channel area were also fabricated. These additional electrodes were used for 4-point measurements of channel resistivity. The measurement geometry and a photograph of a device are shown in Fig.2.




Fig.2. photograph of a SrTiO<sub>3</sub>FET with two potential electrodes inside the channel region.

### Results and Discussion

An FET with amorphous CaHfO<sub>3</sub> gate insulator layers showed a field effect mobility of 2.5cm<sup>2</sup>/Vs at room temperature. The off current was very low, about 10 pA, and on-off ratio was higher than 10<sup>6</sup>. As shown in Fig.3 (a), the threshold voltage (V<sub>th</sub>) shifted towards the positive bias side at low temperature. This suggests the presence of interface trap states. This threshold shift phenomenon has also been observed in perovskite oxide based amorphous Al<sub>2</sub>O<sub>3</sub> / KTaO<sub>3</sub>, organic, carbon nanotube, and fullerene based FETs.

I<sub>DS</sub> as a function of V<sub>GS</sub> after subtracting the threshold voltage is shown in Fig. 3 (b). It is noteworthy that the field-effect mobility increased at low temperature. This means that the carriers induced by field effect behaved as would be expected for metallic electron-doped SrTiO<sub>3</sub>. This result confirmed that the FETs fabricated with the new process showed a clear advantage when compared to earlier amorphous CaHfO<sub>3</sub> FETs that used aluminum electrodes.




Fig.3. (a)The drain-source current as a function of gate at various temperatures of a FET with an amorphous gate insulator. (b)  $I_{DS}$  as a function of  $V_{GS}$  at various temperature plotted after subtracting the threshold voltage.

For more accurate channel resistivity measurements, FETs with two potential electrodes inside the channel region were fabricated.

The performance of the FET with amorphous  $\text{CaHfO}_3$  gate insulator layers is shown in Fig.3. In this FET, a threshold voltage shift towards positive bias was also seen. As shown in Fig.3 (b), the slope of  $I_{\text{DS}}$  as a function of  $V_{\text{GS}}$  after subtracting the threshold voltage also rose.

Next, I turn to the details of low temperature characterization of the  $\text{SrTiO}_3$  FETs. Fig.4 (b) shows the sheet resistance as a function of  $V_{\text{GS}}$  after subtracting the threshold voltage. Here, the threshold voltages are determined from a linear fit of the square root plots of  $I_{\text{DS}}$ . The capacitance per unit area of the  $\text{CaHfO}_3$  gate insulator of this FET was  $C_i = 172 \text{ nF/cm}^2$ . the effective sheet carrier density can be estimated by  $C_i(V_{\text{G}} - V_{\text{th}})$ . With increasing gate voltage, sheet resistance fell drastically from  $\text{G}\Omega$  to the order of  $\text{k}\Omega$ . In addition, an decrease of the sheet resistance was observed with reducing temperature. This means that the carriers induced by the field effect behaved same as normal FETs in this study.




Fig.4. (a)The drain- source current as a function of the gate bias at various temperatures of a FET with two potential electrodes. (b) Sheet resistance as a function of  $V_{\text{GS}}$ , plotted after subtracting the threshold voltage.

### **Summary**

In summary, a new process has been developed for reducing the density of defects in the channel region of an oxide FET. An insulator-metal transition, induced by field-effect doping, was observed in  $\text{SrTiO}_3$  single crystal FETs with  $\text{SrTiO}_{3-\delta}$  source and drain electrodes.  $\text{SrTiO}_3$  FETs with two potential electrodes inside the channel region were used to measure the channel resistivity. With increasing gate voltage, sheet resistance dropped from several  $\text{G}\Omega$  to the order of  $\text{k}\Omega$  was observed in this FET.

[1] K.Shibuya et al., Appl.Phys.Lett. **88**,212116 (2006).