WEKO3
AND
アイテム
{"_buckets": {"deposit": "8326a986-d563-4756-8e96-d027a7c0c992"}, "_deposit": {"id": "1630", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "1630"}, "status": "published"}, "_oai": {"id": "oai:repository.dl.itc.u-tokyo.ac.jp:00001630"}, "item_7_alternative_title_1": {"attribute_name": "\u305d\u306e\u4ed6\u306e\u30bf\u30a4\u30c8\u30eb", "attribute_value_mlt": [{"subitem_alternative_title": "FPGA\u3078\u306e\u547d\u4ee4\u30fb\u30b9\u30b1\u30b8\u30e5\u30fc\u30e9\u306e\u5b9f\u88c5"}]}, "item_7_biblio_info_7": {"attribute_name": "\u66f8\u8a8c\u60c5\u5831", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2011-03-24", "bibliographicIssueDateType": "Issued"}, "bibliographic_titles": [{}]}]}, "item_7_date_granted_25": {"attribute_name": "\u5b66\u4f4d\u6388\u4e0e\u5e74\u6708\u65e5", "attribute_value_mlt": [{"subitem_dategranted": "2011-03-24"}]}, "item_7_degree_name_20": {"attribute_name": "\u5b66\u4f4d\u540d", "attribute_value_mlt": [{"subitem_degreename": "\u4fee\u58eb(\u60c5\u5831\u7406\u5de5\u5b66)"}]}, "item_7_description_5": {"attribute_name": "\u6284\u9332", "attribute_value_mlt": [{"subitem_description": "This thesis describes an implementation technique of \"Instruction Scheduler\" on FPGA. This implementation of instruction scheduler is a part of the soft core version of an area efficient out-of-order superscalar microprocessor proposed by our lab. Instruction scheduler is a very crucial part of out-of-order microprocessor, which decides the instructions to be issued for execution. It checks for the dependencies of instructions in the instruction window and issues a certain number of instructions when their dependencies are resolved and they are ready for execution. It is a critical component of microprocessor, which limits its operational clock speed. To achieve high clock speed for the proposed FPGA implemented microprocessor, it is necessary that the instruction scheduler must achieve low data path delay on FPGA\u0027s special architecture. Hence, in this report we propose an implementation technique for instruction scheduler on FPGA, taking into account the architecture specialties and restrictions of FPGA. The proposed implementation tries to reduce the critical path delay of instruction scheduler by making intelligent use of FPGA resources. We also propose an optimization technique for Select Logic.", "subitem_description_type": "Abstract"}]}, "item_7_full_name_3": {"attribute_name": "\u8457\u8005\u5225\u540d", "attribute_value_mlt": [{"nameIdentifiers": [{"nameIdentifier": "5275", "nameIdentifierScheme": "WEKO"}], "names": [{"name": "\u30b8\u30e7\u30fc\u30ea, \u30a2\u30d3\u30b7\u30a7\u30af"}]}]}, "item_7_select_21": {"attribute_name": "\u5b66\u4f4d", "attribute_value_mlt": [{"subitem_select_item": "master"}]}, "item_7_subject_13": {"attribute_name": "\u65e5\u672c\u5341\u9032\u5206\u985e\u6cd5", "attribute_value_mlt": [{"subitem_subject": "548", "subitem_subject_scheme": "NDC"}]}, "item_7_text_24": {"attribute_name": "\u7814\u7a76\u79d1\u30fb\u5c02\u653b", "attribute_value_mlt": [{"subitem_text_value": "\u60c5\u5831\u7406\u5de5\u5b66\u7cfb\u7814\u7a76\u79d1\u96fb\u5b50\u60c5\u5831\u5b66\u5c02\u653b"}]}, "item_7_text_36": {"attribute_name": "\u8cc7\u6e90\u30bf\u30a4\u30d7", "attribute_value_mlt": [{"subitem_text_value": "Thesis"}]}, "item_7_text_4": {"attribute_name": "\u8457\u8005\u6240\u5c5e", "attribute_value_mlt": [{"subitem_text_value": "\u6771\u4eac\u5927\u5b66\u5927\u5b66\u9662\u60c5\u5831\u7406\u5de5\u5b66\u7cfb\u7814\u7a76\u79d1\u96fb\u5b50\u60c5\u5831\u5b66\u5c02\u653b"}]}, "item_creator": {"attribute_name": "\u8457\u8005", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Johri, Abhishek"}], "nameIdentifiers": [{"nameIdentifier": "5274", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "\u30d5\u30a1\u30a4\u30eb\u60c5\u5831", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2017-05-31"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "48096435.pdf", "filesize": [{"value": "1.8 MB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 1800000.0, "url": {"label": "48096435.pdf", "url": "https://repository.dl.itc.u-tokyo.ac.jp/record/1630/files/48096435.pdf"}, "version_id": "ebf263c0-2d6f-434a-b35c-3cbea7d8e1ec"}]}, "item_language": {"attribute_name": "\u8a00\u8a9e", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "\u8cc7\u6e90\u30bf\u30a4\u30d7", "attribute_value_mlt": [{"resourcetype": "thesis", "resourceuri": "http://purl.org/coar/resource_type/c_46ec"}]}, "item_title": "Implementation of Instruction Scheduler on FPGA", "item_titles": {"attribute_name": "\u30bf\u30a4\u30c8\u30eb", "attribute_value_mlt": [{"subitem_title": "Implementation of Instruction Scheduler on FPGA"}]}, "item_type_id": "7", "owner": "1", "path": ["9/233/234", "34/105/262"], "permalink_uri": "http://hdl.handle.net/2261/44027", "pubdate": {"attribute_name": "\u516c\u958b\u65e5", "attribute_value": "2011-08-08"}, "publish_date": "2011-08-08", "publish_status": "0", "recid": "1630", "relation": {}, "relation_version_is_last": true, "title": ["Implementation of Instruction Scheduler on FPGA"], "weko_shared_id": null}
Implementation of Instruction Scheduler on FPGA
http://hdl.handle.net/2261/44027
301cb39c-1fc9-4208-926e-4ce866d8c0cc
名前 / ファイル | ライセンス | アクション | |
---|---|---|---|
![]() |
|
Item type | 学位論文 / Thesis or Dissertation(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2011-08-08 | |||||
タイトル | ||||||
タイトル | Implementation of Instruction Scheduler on FPGA | |||||
言語 | ||||||
言語 | eng | |||||
資源タイプ | ||||||
資源 | http://purl.org/coar/resource_type/c_46ec | |||||
タイプ | thesis | |||||
その他のタイトル | ||||||
その他のタイトル | FPGAへの命令・スケジューラの実装 | |||||
著者 |
Johri, Abhishek
× Johri, Abhishek |
|||||
著者別名 | ||||||
識別子 | ||||||
識別子 | 5275 | |||||
識別子Scheme | WEKO | |||||
姓名 | ||||||
姓名 | ジョーリ, アビシェク | |||||
著者所属 | ||||||
著者所属 | 東京大学大学院情報理工学系研究科電子情報学専攻 | |||||
Abstract | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | This thesis describes an implementation technique of "Instruction Scheduler" on FPGA. This implementation of instruction scheduler is a part of the soft core version of an area efficient out-of-order superscalar microprocessor proposed by our lab. Instruction scheduler is a very crucial part of out-of-order microprocessor, which decides the instructions to be issued for execution. It checks for the dependencies of instructions in the instruction window and issues a certain number of instructions when their dependencies are resolved and they are ready for execution. It is a critical component of microprocessor, which limits its operational clock speed. To achieve high clock speed for the proposed FPGA implemented microprocessor, it is necessary that the instruction scheduler must achieve low data path delay on FPGA's special architecture. Hence, in this report we propose an implementation technique for instruction scheduler on FPGA, taking into account the architecture specialties and restrictions of FPGA. The proposed implementation tries to reduce the critical path delay of instruction scheduler by making intelligent use of FPGA resources. We also propose an optimization technique for Select Logic. | |||||
書誌情報 | 発行日 2011-03-24 | |||||
日本十進分類法 | ||||||
主題 | 548 | |||||
主題Scheme | NDC | |||||
学位名 | ||||||
学位名 | 修士(情報理工学) | |||||
学位 | ||||||
値 | master | |||||
研究科・専攻 | ||||||
情報理工学系研究科電子情報学専攻 | ||||||
学位授与年月日 | ||||||
学位授与年月日 | 2011-03-24 |